

What is claimed is:

1. A semiconductor device having multiple wiring layers, comprising:
 a signal line which is formed in a wiring layer, and to which a signal voltage is applied;
 two adjacent lines which are so adjacent to said signal line as not to be connected thereto, and which are formed in a wiring layer where said signal line is formed;
 two intersection lines which are respectively formed in wiring layers each being present via an insulating layer above or under the wiring layer where said signal line and said adjacent lines are formed, and which are formed along a surface area corresponding to an area which is enclosed by said two adjacent lines; and
 10 a plurality of entire-line-area through-holes which respectively penetrate through the insulating layers formed between said adjacent lines and said two intersection lines, along entire areas of said two adjacent lines, and which respectively and electrically connect said two adjacent lines and said two intersection lines.
2. The semiconductor device according to claim 1, wherein said two adjacent lines are formed substantially in parallel to said signal line.
3. The semiconductor device according to claim 1, wherein electric potentials of said two adjacent lines, two intersection lines and entire-line-area through-holes are retained at a predetermined value.
4. The semiconductor device according to claim 1, the electric potentials of said two adjacent lines, said two intersection lines and said entire-line-area through-hole have a same phase as a phase of an electric potential of said signal line.
5. A semiconductor device having multiple wiring layers, comprising:
 a plurality of signal lines which are formed not to intersect each other in an identical wiring layer, and to which signal voltages having a same phase are applied;
 two adjacent lines which are so formed adjacent onto both sides of said plurality of
 5 signal lines as not to be connected thereto, and which are formed in the wiring layer

00550001034500

where said plurality of signal lines are formed;

two intersection lines which are formed in a wiring layer each being present via insulating layers above or under the wiring layer where said plurality of signal lines and said two adjacent lines are formed, and which are formed along a surface area 10 corresponding to an area enclosed by said two adjacent lines; and

a plurality of entire-line-area through-holes which respectively penetrate through insulating layers formed between said adjacent lines and said two intersection lines, along entire areas of said two adjacent lines, and which respectively and electrically connect said two adjacent lines with said two intersection lines.

6. The semiconductor device according to claim 5, wherein electric potentials of said two adjacent lines, two intersection lines and entire-line-area through-holes are retained at a predetermined value.

7. The semiconductor device according to claim 6, wherein the electric potentials of said two adjacent lines, two intersection lines and entire-line-area through-holes have a same phase as a phase of an electric potential of said signal lines.

8. A semiconductor device having multiple wiring layers, said device comprising:

a plurality of signal lines which are formed not to intersect each other in an identical wiring layer, and to which signal voltage having different phases are applied;

5 two first adjacent lines which are so formed adjacent respectively onto outer two of said plurality of signal lines as not to be connected thereto, and which are formed in the wiring layer where said plurality of signal lines are formed;

at least one second adjacent line which is formed in the wiring layer where said plurality of signal lines are formed, between said plurality of signal lines so as not to be 10 connected to said plurality of signal lines;

two intersection lines each of which is formed in a wiring layer being present via an insulating layer above or under the wiring layer where said signal lines and said first

00520-005200

Con
A

adjacent lines are formed, and each of which is arranged along a surface area corresponding to an area enclosed by said two first adjacent lines; and

- 15 entire-line-area through-holes which respectively penetrate through insulating layers formed between said first and second adjacent lines and said two intersection lines along entire areas of said first and second adjacent lines, and which respectively and electrically connect said first and second adjacent lines with said two intersection lines.

9. The semiconductor device according to claim 7, wherein electric potentials of said first and second adjacent lines, two intersection lines and entire-line-area through-holes are retained at a predetermined value.

10. A semiconductor device having multiple wiring layers, said device comprising:

a plurality of signal lines which are formed substantially in parallel to each other in different wiring layers and to which signals having a same phase are respectively applied;

- 5 a plurality of adjacent lines each pair of which are so formed adjacent onto both sides of said plurality of signal lines as not to be connected thereto in the wiring layers where said plurality of signal lines are formed;

two intersection lines each of which is formed in a layer under a lowermost wiring layer where said plurality of signal lines are formed or in a layer above an uppermost
10 wiring layer where said plurality of signal lines are formed, and which are formed along a surface area corresponding to an area enclosed by said plurality of adjacent lines formed on the both extreme sides of said plurality of signal lines;

a plurality of first entire-line-area through-holes which penetrate through an insulating layer arranged between said adjacent lines and said two intersection lines,
15 along entire areas of said adjacent lines, and which electrically connect said adjacent lines with said two intersection lines; and

a plurality of second entire-line-area through-holes which penetrate through an insulating layer arranged between said adjacent lines, along the entire areas of said

Corr
A1

005120-20552500

CONFIDENTIAL

ly con-
vice ad-
tion lin-
predet-
evice
two inte-
a same
vice th-
ich are
plied;
each pa-
wiring I
both si-
reby no
ch of w
gnal li-
, and e
by said
rality o
nal line
which is
and wh
d pair o
-area th

ly con-
vice ad-
tion lin-
predet-
evice
two inte-
a same
vice th-
ich are
plied;
each pa-
wiring I
both si-
reby no
ch of w
gnal li-
, and e
by said
rality o
nal line
which is
and wh
d pair o
-area th

ly con-
vice ad-
tion lin-
predet-
evice
two inte-
a same
vice th-
ich are
plied;
each pa-
wiring I
both si-
reby no
ch of w
gnal li-
, and e
by said
rality o
nal line
which is
and wh
d pair o
-area th

ly con-
vice ad-
tion lin-
predet-
evice
two inte-
a same
vice th-
ich are
plied;
each pa-
wiring I
both si-
reby no
ch of w
gnal li-
, and e
by said
rality o
nal line
which is
and wh
d pair o
-area th

ly con-
vice ad-
tion lin-
predet-
evice
two inte-
a same
vice th-
ich are
plied;
each pa-
wiring I
both si-
reby no
ch of w
gnal li-
, and e
by said
rality o
nal line
which is
and wh
d pair o
-area th

ly con-
vice ad-
tion lin-
predet-
evice
two inte-
a same
vice th-
ich are
plied;
each pa-
wiring I
both si-
reby no
ch of w
gnal li-
, and e
by said
rality o
nal line
which is
and wh
d pair o
-area th

ly con-
vice ad-
tion lin-
predet-
evice
two inte-
a same
vice th-
ich are
plied;
each pa-
wiring I
both si-
reby no
ch of w
gnal li-
, and e
by said
rality o
nal line
which is
and wh
d pair o
-area th

ly con-
vice ad-
tion lin-
predet-
evice
two inte-
a same
vice th-
ich are
plied;
each pa-
wiring I
both si-
reby no
ch of w
gnal li-
, and e
by said
rality o
nal line
which is
and wh
d pair o
-area th

20 layers respectively formed between said adjacent lines and said first intersection lines, along entire areas of said adjacent lines, thereby electrically connecting said adjacent lines with said two first intersection lines; and

Conclude
 a plurality of second entire-line-area through-holes which penetrate through insulating layers respectively formed between said adjacent lines and said second intersection lines, along entire areas of said adjacent lines, thereby electrically connecting said adjacent lines with said second intersection line.

14. The semiconductor device according to claim 13, wherein signal voltages which are out of phase are respectively applied to said plurality of signal lines.

15. The semiconductor device according to claim 14, wherein electric potentials of said first and second adjacent lines, first and second intersection lines and first and second entire-line-area through-holes have a same phase as an electric potential of said signal lines.

16. The semiconductor device according to claim 13, wherein said signal lines formed in different layers which are adjacent to each other intersect each other.

17. A semiconductor device having a structure in which a signal line, to which a signal voltage is applied, is entirely enclosed by one or more conductors or semiconductors, whose electric potentials are set at a predetermined value.

18. A semiconductor device having a structure in which a signal line, to which a signal voltage is applied, is entirely enclosed by one or more conductors or semiconductors, to which a voltage whose electric potential has a same phase as a phase of said signal line is applied.

005760:20050560